The increased demand for battery operated portable semiconductor applications and continuous scaling of CMOS devices, results high packaging density but increases the importance of power even more noticeable for a new class of energy constrained systems. Recent Low-Power VLSI design interest is in operating the CMOS circuits with power supply voltage below the transistor threshold operation. As subthreshold circuits can allow ultra-low power designs to be fabricated on modern CMOS process technology, sub-threshold operation is applicable to wide range of applications ranging from wireless devices, biomedical applications, spacecraft related applications, etc. Lowering the supply voltage to reduce power consumption is one of the choices of the designers for designing low power SRAM circuits. For mobile/multimedia applications of SRAMs, there is a need to reduce standby leakage current while keeping memory cell data. In technology beyond 130nm low-power SRAM is severely complicated by intra die-variations and leakage power. For SRAM cells, leakage reduction has been obtained with low supply voltages and high threshold (HVT) transistors. In this work we have simulated a conventional 6T SRAM cell and analyzed the effect of the leakage and standby currents of 6T cell with respect to various supply voltage (V dd ) and operating temperatures at deep sub-micron technologies, i.e., 90nm and 65nm CMOS process. Here, the effect of temperature is observed on leakage currents at different supply voltages. As the temperature increases for 40 0 C to 100 0 C, it is observed that the leakage goes upto 90% in 90nm and 89% in 65nm at V dd of 1V and 0.5V, respectively.
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INTRODUCTION
In recent years, portability has become an important issue for mobile multimedia applications. Historically, portable applications were characterized by low throughput requirements such as for a wrist watch, which is no longer true in current scenario. Among the new portable applications are handheld multimedia terminals, with video display and capture, audio reproduction and capture, voice recognition, handwriting recognition capabilities, and video-on-demands, etc. This computational capacity has to be realized with very low power requirements in order for battery to have a satisfactory life span.
Static Random Access Memory (SRAM) has played a key role in high-performance and low-power VLSI applications. Among various embedded memory technologies, SRAM is able to provide the highest performance while maintaining low standby power consumption. SRAM is also fully compatible with logic process technology, which enables a seamless integration of SRAMs with other logic circuits. Meanwhile, the device variation and leakage power are increasing as the miniaturization of the CMOS transistor continues [1, 2] . As a result, it has become increasingly challenging in developing SRAM with adequate stability margin for low-voltage operation to address low-power requirements. As the ever-increasing ondie cache memory is taking a large percentage of the total Silicon (Si) area, the power consumption from SRAM has become a crucial factor in the overall power management strategy for advanced VLSI system design. The on-die SRAM power consumption is particularly important for increasingly pervasive mobile and handheld applications where battery life is a key design and technology attribute. Low-voltage operation for SC memories is attractive because of lower leakage power and active energy, but the challenges of SRAM design tend to increase at lower voltage. In this paper we have performed simulation and analysis of a conventional 6T-SRAM Bit-Cell thereafter a comparative analysis is being performed for the leakage currents and standby power at 90nm and 65nm CMOS technology at different operating temperatures to create effect as a practical environment. This paper is organized as follows, Section II discusses about conventional 6T SRAM. Section III includes components of power dissipation. Section IV has various components which discussed the leakage current analysis and the affect of various parameters and after this in Section V, we have discussed about the standby leakage currents of conventional 6T SRAM at various CMOS technologies. 
CONVENTIONAL 6T SRAM CELL
The conventional 6T SRAM memory cell is composed of two cross-coupled CMOS inverters with two pass transistors connected to complementary bit-lines. Fig.1 shows this well known architecture of 6T SRAM Cell, where the gate of access transistors are connected to the word-line (wl) to perform the access write and read operations thought the column bit-lines (bl and blbar). Bit-lines act as input/output nodes carrying the data from SRAM cells to a sense amplifier during read operation, or from write circuitry to the memory cells during write operations. The stability and robustness of a SRAM cell is usually evaluated analyzing both its dynamic and static behavior during the typical operations, write, read, and hold. In this paper we analyzed the leakage currents, standby currents at different V dd and temperature. Further there effects are analyzed separately at 90nm and 65nm respectively. The read and write funaction has been analyse at 65nm. Fig.2  and 3 , shows the write and read for 6T SRAM cell at 65nm. As technology is being scaled down, it has its adverse effects apart from the small sizing and several other advantages. Device scaling offers a reduction in gate capacitance at super subthreshold voltage operation. It offers a reduction in switching energy and gate delay. Device scaling leads to increase in density but at the same time it brought many problems like increased sub-threshold and gate leakage. Due to exponential sensitivities to V th and V dd in sub threshold regime, circuit may not work properly under device scaling. For Battery operated handheld devices, the memory should be small and should operate at low voltage. For designing ultra low voltage operation, the operating voltage should be below the threshold voltage which is a challenge.
COMPONENTS OF POWER DISSIPATION
There are three different sources of power in CMOS circuits namely, dynamic power (including glitches), static power, and short circuit power. The dynamic component is the power consumed due to charging and discharging of the load capacitance. The short-circuit power, due to crowbar current, dissipated during a switching event when there is a direct path from supply to ground and the glitch power is expected when the inputs to a gate do not arrive at the same time causing a small glitch at the output. Static power is mainly due to subthreshold leakage power. In the sub-100nm technologies, there is also tunneling through the gate oxide (due to reduced oxide thickness), which produces a thin-oxide gate leakage. As the associated power contribution of this is notable during standby operation, it can be included in the static power. Similarly, the short circuit and the glitch power can be modeled within the dynamic-power equation itself [3] as they occur only when the circuit is switching.
ANALYSIS AND SIMULATION OF 6T SRAM FOR LEAKAGE CURRENT
The switching current at ultra-low voltage is the sub-threshold leakage current. The sub-threshold leakage current produced by a MOSFET [7] is, Where, I leak , µ, W eff , C OX , L eff , V t , V T , V GS , V DS , and η are the sub-threshold leakage current, carrier mobility, effective transistor width, oxide capacitance per unit area, effective channel length, threshold voltage, thermal voltage, gate-tosource voltage, drain-to-source voltage, and sub-threshold swing coefficient, respectively. For devices operating in the weak inversion region, the switching current is exponentially dependent on the voltage levels [4, 5] . Alternatively, increasing the device width, produces only a linear increase in the switching current. A linear change in the sub-threshold switching current has a relatively small impact on the voltage transfer characteristics. The sensitivity of the read noise margin to the memory cell ratio is therefore negligible in an ultra-low supply voltage, i.e., sub-threshold memory circuit [6] .
Effect of Temperature on Leakage Current
The simulation is done to analyze the effect of different temperatures at 0 0 C, 40 0 C, 100 0 C at 90nm and 65nm on leakage currents. From Fig.4 it is found that the leakage current increases with increase in temperature and voltage. At 100 0 C temperature, it rises exponentially with V dd . In 90nm at T(40 0 C) and V dd (0.5V), I leak is 2.85E-11A while at T(100 0 C) and V dd (0.5V) it goes upto 2.80E-10A, i.e, 90% change. At T(40 0 C) and V dd (1.0V), I leak is 4.04E-11A while at T(100 0 C) and V dd (1.0V) it goes upto 3.81E-10A, i.e., 89% change. So, it is being observed that this change is very high. Therefore as the device size is scaled, the temperature effect is becoming more prominent on the leakage current so as on the power requirements. In Fig.5 , the simulation results of the effect of leakage currents at different temperatures 0 0 C, 40 0 C, 100 0 C at 65nm. It is observed that the leakage current increases with respect to temperature and voltages. At 100 0 C temperature, it rises exponentially with V dd as compared to 0 0 C and 40 0 C, i.e., leakage current is more dominating at higher temperature and upto 40 0 C, it is considerable as it can be controlled by other circuit level topologies.
Fig.5. Effect of Leakage Current at different temperatures at 65nm
At T(40 0 C) and V dd (0.5V), I leak is 7.91E-12A while at T(100 0 C) and V dd (0.5V) it goes upto 6.32E-11A , i.e., 87% change. At T(40 0 C) and V dd (1.0V), I leak is 8.96E-12A while at T(100 0 C) and V dd (1.0V) it goes upto 1.04E-10A , i.e., 91% change. So, the device scaling offers the leakage current to rise with temperature. As technology scales the leakage current increases along with the V dd . So this is one of the major issue , how to reduce the leakage current at low V dd with the current scaled technologies.
Effect of Technology Scaling Over Leakage Current
A small increase in the die temperature exponentially increases the sub-threshold leakage current, contrary to the standard higher-voltage circuits designed for high-speed, low-voltage circuits optimized for minimum energy operate faster when the die temperature increases.
The on-chip temperature gradients induced by imbalanced switching activities are therefore typically small across the die of a low-voltage integrated circuit. The die temperature fluctuations due to the variations in the ambient temperature however can cause significant fluctuations in the speed and the power characteristics in ultra low-voltage circuits. Simulation and analysis is performed to see the effect of temperature at various V dd supply voltages and at different technologies 90nm and 65nm respectively [7] .
As shown in Fig.6, 7 , and 8, the effect of leakage currents at different die temperatures 0 0 C, 40 0 C, and 100 0 C at 90nm and 65nm, we find that the leakage current increases with respect to temperature and voltages. At 100 0 C temperature, it rises exponentially with V dd . 
ANALYSIS AND SIMULATION OF THE EFFECT OF TEMPERATURE AND V dd OVER STANDBY CURRENT
From Fig.9 , 10, and 11, we find that the standby current increases at lower technology and this increases power dissipation. Standby current increases more with respect to temperature ,In Fig. 9 , 10, when we move from 0 o C to 40 o C standby current increases as voltage (V dd ) increases and there is a sharp increase after 0.6V V dd .
If we compare the leakage current of Fig.6, 7 , and 8, we can see that the standby current deceases as the technology becomes lower and it is almost negligible at 65nm while the leakage current increases at lower technology. The graph also shows that the standby current was more at higher temperature and it rises again with the temperature. 
CONCLUSIONS
This work is done to analyze the effect of temperature rise and found it very prominent at 90nm technology and as we scaled down the technology the temperature effect is not so prominent but it increases the leakage current. So we can conclude that the leakage power consumption is mainly due to leakage and stand by current, which increases as we lower down the technologies and this is major challenge as we have to reduce the size and therefore the area (one of the main concern behind the selection of lower technology). As voltage is increasing, the leakage current and standby current is also going up. So, the best option that we have to reduce the power dissipation is to reduce the voltage. But reducing the voltage is not as easy as we have to reduce the sub-threshold voltage which will again increase the sub-threshold currents and moreover in case of SRAM if we reduce the operating voltage, the SRAM stability will be disturbed and so the SRAM will not be able to read and write properly. As we cannot go below the data retention voltage, therefore while reducing the voltage, we have to adopt alternative method which will not disturb the SRAM functionality (stability). For increasing the stability we have come to alternative SRAM cells like 7T, 8T or 10T SRAM Bit-Cells.
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